INTRODUCTION
GaAs complementary logic offers the potential for greatly reducing the power consumption of digital integrated circuits while maintaining speeds between those of conventional digital GaAs and Si CMOS. While a number of approaches have been proposed for GaAs complementary logic [1] [2] [3] [4] [5] [6] , new approaches are worthwhile if they offer the potential for improved speed or reduced power consumption. In the present work, a new GaAs complementary logic technology is described and basic complementary integrated circuits are demonstrated.
TECHNOLOGY DESCRIPTION
This new GaAs complementary logic technology integrates a modulation doped p-channel heterostructure field effect transistor (pHFET) with a junction gate, and a fully ion implanted n-channel JFET [7] , as illustrated in Fig. 1 . This approach permits the independent optimization of the p-and n-channel devices, including the ability to independently set threshold voltages. A weak link in GaAs complementary technology is the poor performance of the pFET relative to the nFET. Although modulation doping may make sense for pHFETs, this type of design has been little explored because in conjunction with an n-channel epitaxial device, it typically requires common epitaxial layers or a stacked epitaxial design [3] . In our approach, epitaxial doping, material composition, and layer design can all be varied to optimize the p-channel device, since none of these layers will be shared with the nchannel device.
The all GaAs n-channel device was chosen to be a selfaligned n-channel JFET [8, 9] 
FABRICATION
The junction gate pHFETs are based on a modulationdoped AlGaAs/InGaAs/GaAs strained quantum-well material with 35% AlAs and 18% InAs grown by molecular beam epitaxy. The 100 P\ InGaAs quantum well is designed to be thermodynamically stable to remain dislocation free during the high temperature processing. In the present design modulation doping on both sides of the quantum well has been employed. A self-aligned refractory gate process based on tungsten or tungsten silicide gate metal has been used to fabricate the FETs. The 13 mask fabrication sequence is briefly: 1) pHFET active area definition by wet chemical etching, 2) nJFET active area implants (gate, channel, and backside) [9] , 3) thermally stable isolation implant [lo] , 4) tungsten refractory gate deposition, patterning, and reactive ion etch in SF6:Ar, followed by a wet junction etch, 5 ) Si implantation for self-aligned n+ source and drains, 6) Zn implantation for self-aligned p+ source and drains and rapid thermal activation anneal, 7) p-ohmic metal definition and alloy using AuBe, 8) n-ohmic metal definition and alloy using GeAuNiAu, 9-12) 2-level interconnect process with 3 pm lines and 2 pm spaces based on silicon nitride dielectric and TiPtAu interconnects, and 13) passivation. The gate length was 0.7 pm as measured by scanning electron microscopy.
DEVICE RESULTS
DC transfer characteristics are shown for both devices in Figs. 3-6 . The nJFET shows a maximum transconductance shows ft of 19 GHz and fmax of 36 GHz [9] . The pHFET shows an ft of 3.5 GHz. The subthreshold characteristics for each device is shown in Figs. 7-8. The subthreshold slope is 90 mV/decade for the nJFET. The pHFET has not been fully optimized, as it shows soft pinchoff and excessive subthreshold current which contribute to higher than desired static power.
The junction gates turn-on voltages are -1.1 V for the pchannel device and 1.0 V for the n-channel device at 1 mNmm of gate current. These turn-on voltages are adequate for low static power operation at 1.0 V power supply and below.
CIRCUIT RESULTS
Loaded 3 1 -stage ring oscillators were fabricated using a 2-level metal process and silicon nitride dielectric. The ring oscillators were loaded with 200 pm of wire in 2nd metal which was interdigitated with grounded 1st metal to provide a high capacitance load between each stage. Fan-in and fan-out are both 1 and the devices are 20 ym wide. Maximum speed was obtained at a supply voltage of 1.2 V with gate delays of 179 ps and a power-delay product of 28 fJ. The maximum speed was obtained at a voltage beyond the onset of gate conduction and the power is dominated by gate leakage. A minimum power-delay product of 8.9 fJ was obtained at a power supply of 0.8 V and a speed of 319 pdstage. The power consumption is largely static power due to soft pinchoff of the p-channel transistor. Under these conditions it is not yet possible to determine the dynamic power.
The modulation-doped pHFET does not offer state of the art performance at this time with g, only 29 mS/mm at operating circuit bias conditions. Yet these loaded ring oscillators demonstrate excellent speeds at low power supply voltages and even better results are expected with a redesigned pHFET. .- 
